For Better Performance Please Use Chrome or Firefox Web Browser

A Dynamic Reconfigurable Bus Enhanced Network on Chip Architecture for MultiProcessor System on Chips (In Persian)

A. Khorsandi K., A. Vafaei, P. Khadivi, A. Ghalami O., A Dynamic Reconfigurable Bus Enhanced Network on Chip Architecture for MultiProcessor System on Chips, CSI2011

Conference Papers
Month/Season: 
March
Year: 
2011

تحت نظارت وف ایرانی